型号/品牌/封装
品类/描述
库存
价格(含税)
资料
-
![]()
品类: 逻辑芯片描述: 2.5V / 3.3V 12 Gb / s的差分时钟/数据Smartgate的与CML输出和内部终端 2.5V/3.3V 12 Gb/s Differential Clock/Data SmartGate with CML Output and Internal Termination2137 -
![]()
品类: 逻辑芯片描述: 2.5V / 3.3V ， 12GB / s的多级时钟/数据输入到RSECL ，高增益接收器/缓冲器/转换器具有内部端接 2.5V/3.3V, 12Gb/s Multi Level Clock/Data Input to RSECL, High Gain Receiver/Buffer/Translator with Internal Termination70091+￥367.206510+￥357.627250+￥350.2831100+￥347.7286200+￥345.8127500+￥343.25831000+￥341.66172000+￥340.0652 -
![]()
品类: 逻辑芯片描述: 3.3V ， 2.5Gb / s的双AnyLevel⑩到LVDS接收器/驱动器/缓冲器/转换器具有内部输入终端 3.3V, 2.5Gb/s Dual AnyLevel⑩ to LVDS Receiver/Driver/Buffer/Translator with Internal Input Termination54941+￥57.279010+￥53.9925100+￥51.5511250+￥51.1755500+￥50.79991000+￥50.37742500+￥50.00185000+￥49.7670 -
![]()
品类: 逻辑芯片描述: 2.5V / 3.3V ， 12GB / s的多级时钟/数据输入到RSECL ，高增益接收器/缓冲器/转换器具有内部端接 2.5V/3.3V, 12Gb/s Multi Level Clock/Data Input to RSECL, High Gain Receiver/Buffer/Translator with Internal Termination8573
